



Hardware-assisted Run-time Protection

N. Asokan^{†‡}

https://asokan.org/asokan/ @nasokan

Acknowledgements: Thomas Nyman[‡], Hans Liljestrand[†], Lachlan J Gunn[‡], Jan-Erik Ekberg^{‡, §} ^{†)} University of Waterloo, ^{‡)} Aalto University, ^{§)} Huawei Technologies

You will be learning

Part 1: Memory-related run-time attacks

• Common attack techniques against C/C++

Part 2: Hardware-assisted defenses

• Emerging mechanisms in CotS processors

Part 3: Theory of run-time attacks

• What are "weird machines"?



Example: Buffer overflows caused by missing bounds checks







Memory-related run-time attacks

Memory-related run-time attacks

Software written in memory unsafe languages such as C/C++

• Suffer from various memory-related errors

Memory errors may allow run-time attacks to compromise program behaviour

- Control-flow hijacking / code injection
- Return-Oriented Programming (ROP)
- Non-control-data attacks
- Data-Oriented Programming (DOP)

Run-time attacks compromise program behaviour



(i) Code-injection attacks

Exploit memory error (e.g. buffer overflow) to:

- Inject shellcode into writable memory (usually stack)
- Corrupt code pointer (usually return address) to redirect execution flow to shellcode

Countermeasures:

- Stack canaries (1990) Detect sequential overwrites that corrupt ret. addr.
- W⊕X memory access control policy (2003)
 Prevent execution of shellcode by ensuring that memory pages are either writable or executable



Elias Levy (as *Aleph One*), <u>Smashing the stack for fun and profit</u>, Phrack 7 (1996) Cowan et al., <u>StackGuard: Automatic adaptive detection and prevention of buffer-overflow attacks</u>, USENIX Security (1998) Szekeres et al., <u>Sok: Eternal War in Memory</u>, IEEE SP (2013)



Return-oriented programming (high-level idea)



Return-oriented programming

Attacker arranges call stack with code pointers to existing code sequences ("gadgets")

Given a suitable gadget set, arbitrary return-oriented programs can be constructed ullet



(ii) Code-reuse attacks

Exploit memory error without injecting code:

- Corrupt code pointer (usually return address) to redirect execution flow to **existing code**:
 - Library functions (return-into-libc)
 - Pre-existing instruction sequences (gadgets)

Countermeasures:

- Control-flow Integrity (2005) Detect control-flow transfers outside static control-flow graph or mismatched returns (shadow stack)
- Address space randomization (2001) Hide locations of useful gadgets in memory
- A. Peslyak (as Solar Designer), Getting around non-executable stack (and fix), Bugtraq (1997)
- H. Shacham, The geometry of innocent flesh on the bone: return-into-libc without function calls (on the x86), ACM CCS (2007)
- T. Kornau, <u>Return Oriented Programming for the ARM Architecture</u>, MSc Thesis, RUB (2009)
- M. Abadi, Control-flow integrity, ACM CCS (2005)





Shadow Stack: High-level idea





Data-oriented Programming

Enables expressive computation via use of "data-oriented gadgets" without diverging from program's benign control-flow

Requires a "gadget dispatch" that allows chaining together gadgets at will •



Data-oriented programming



Selected Research & Vulnerabilities



Taxonomy of Defenses



From Thomas Nyman's doctoral dissertation, Towards Hardware-assisted Run-time Protection, 2020 (Figure Adapted from Szekeres et al., Sok: Eternal War in Memory, IEEE SP (2013))



Hardware-assisted defenses

How to thwart run-time attacks?

Run-time attacks are now routine

Software defenses incur security vs. cost tradeoffs

Hardware-assisted defenses are attractive

Protect against run-time attacks without incurring a significant performance penalty

Design new hardware-security mechanisms

Example: HardScope

Enforce variable visibility rules at run time Mitigate effects of attacks that corrupt data-plane information Digital design, FPGA realization, compiler instrumentation, extensive analysis

Deployment challenge:

• Required the addition of 7 new instructions to the RISC-V ISA

Nyman et al. HardScope: Hardening Embedded Systems Against Data-Oriented Attacks. DAC 2019





Hardware assisted defenses in CotS processors



Intel x84_64 mechanisms

Memory Protection eXtension (MPX)

Memory Protection Keys (PKU)

Control-flow Enforcement Technology (CET)

ARMv8-A mechanisms

Pointer Integrity: memory safety for pointers

Ensure pointers in memory remain unchanged

- Code pointer integrity implies CFI
 - Control-flow attacks manipulate code pointers
- Data pointer integrity
 - Reduces data-only attack surface



ARMv8.3-A Pointer Authentication



General purpose hardware primitive approximating pointer integrity

• Ensure pointers in memory remain unchanged

Introduced in ARMv8.3-A specification (2016), improved in ARMv8.6-A (2020)

- First compatible processors 2018 (Apple A12 / iOS12)
- Userspace support in Linux 4.21, enhancements in 5.0, in-kernel support in 5.7
- Instrumentation support in <u>GCC 7.0</u> (<u>-msign-return address</u>, deprecated in <u>GCC 9.0</u> <u>-mbranch-protection=pac-ret[+leaf]</u> GCC 9.0 and newer)

ARM. <u>Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile</u>. Version E.a. July 2019 ARM. <u>Developments in the Arm A-Profile Architecture: Armv8.6-A</u>. September 2019

ARMv8.3-A PA – PAC Generation

Adds Pointer Authentication Code (PAC) into unused bits of pointer

- Keyed, tweakable MAC from pointer address and 64-bit modifier
- PA keys protected by hardware, modifier decided where pointer created and used



ARMv8.3-A PA – Key management and instructions

Keys for PAC generation and verification

APIAKey_EL1	Key A for instruction address PACs
APIBKey_EL1	Key B for instruction address PACs
APDAKey_EL1	Key A for data address PACs
APDBKey_EL1	Key B for data address PACs
APGAKey_EL1	Key for generic authentication

PA Instructions

PAC <i d><a b> <xd> <xm></xm></xd></a b></i d>	Add PAC to address in Xd using modifier in Xm	
AUT <i d><a b> <xd><xd><xm></xm></xd></xd></a b></i d>	Authenticate address in Xd using modifier in Xm	
PACGA <xd> <xn> <xm></xm></xn></xd>	Calculate generic PAC for data in Xn using modifier in Xm	
XPAC <i d=""> <xd></xd></i>	Strip PAC for address in Xd	
BRA <ab> <xn> <xm></xm></xn></ab>	Branch to address in Xn after authenticating it with modifier in Xm	
BLRA <abr></abr> b> <xn><xm></xm></xn>	As BRA but perform branch with link	
RETA <abr></abr> b>	Authenticate address in LR with SP as modifier and return	
ERETA 	Authenticate address in ELR with SP as modifier and exception return	
LDRA <abr></abr> b> <xt><xn></xn></xt>	Authenticate address in Xn using modifier zero and load value to Xt	
	operate on instruction keys only	
	operate on data keys only	3

ARM. Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile. Version E.a. July 2019

PA-based protection schemes

PA instructions are primitives, assembled to form protection schemes

Two main components:

- When are pointers "PACed" and "unPACed"?
- Which modifier is used at a given point?

What should the modifier be for a given pointer?

- For security: using many different modifiers makes replay attacks harder
- For functionality: large numbers of modifiers are hard to keep track of

Example: -msign-return-address

Deployed in GCC 5.0 and LLVM/Clang 7.0



Qualcomm "Pointer Authentication on ARMv8.3", whitepaper 2017

PA return address protection as a canary

The signed return address effectively is a canary:

• Any overflow that corrupts the return address is detected

More powerful than -stack-protector canaries:

- Does not require reference value
- Can be bound to contextual information (e.g., the SP value)
- Protects return address against arbitrary writes

Also has similar weaknesses:

• Existing return addresses can be reused



PA only approximates fully-precise pointer integrity

Adversary may reuse PACs



PARTS



Liljestrand et al. PAC it up: Towards Pointer Integrity using ARM Pointer Authentication USENIX Security (2019)
Authenticated Call Stack: high-level idea

Chained MAC of authentications tokens cryptographically bound to return addresses

- Provides modifier (auth) bound to all previous return addresses on the call stack
- Statistically unique to control-flow path
 - prevents reuse
 - allows precise verification of returns



auth_i, $i \in [0, n - 1]$ bound to corresponding return addresses, ret_i , $i \in [0, n]$, and $auth_n$

Liljestrand et al. PACStack: an Authenticated Call Stack. Usenix Security (2021)

Mitigation of hash-collisions: PAC masking



- Challenge: PAC collisions occur on average after 1.253*2^{b/2} return addresses
 - For b=16 n= 321 addresses
- Solution: Prevent *recognizing* collisions by masking each *auth*
 - pseudo-random mask generated using pacib(0x0, auth_{i-1})

Attack	w/o Masking	w/ Masking
Reuse previous auth collision	1	2 ^{-b}
Guess auth to existing call-site	2 ^{-b}	2 ^{-b}
Guess auth to arbitrary address	2 ^{-2b}	2 ^{-2b}

Maximum probability of success for different attacks

Liljestrand et al. PACStack: an Authenticated Call Stack. Usenix Security (2021)

ARMv8.5-A Memory Tagging Extension



Ensures memory accesses are safe by comparing tag in pointer with tag in memory

• Can prevent sequential buffer overflows, and (with high probability) other memory errors

Introduced in ARMv8.5-A specification (announced in 2018), no hardware currently

- Userspace support in Linux 5.10, to be enabled via PROT_MTE flag in mmap()
- Stack tagging in <u>LLVM 9.0</u>, heap tagging support planned
- Experimental support in Android 11 via <u>LLVM's cudo memory allocator</u>

ARMv8.5-A MTE

Address tags stored in top 4-bits of a pointer

• uses existing top-byte ignore (TBI) feature

Allocation tags stored transparently by hardware and cached

• 4-bit tag per 16-byte granule of memory

Mismatch between tags reported either:

- synchronously (precise check during testing), or
- asynchronously (imprecise checks after deployment)

Example: Stack Tagging

- Choose random tag on function entry
- For each slot in stack frame choose tag at an offset to initial tag
- Accesses using immediate offset from SP are unchecked



LLVM MemTagSanitizer

Random base tag for each stack frame

- Slots sequentially tagged to minimize tag book-keeping
- Uses Stack Safety Analysis to optimize instrumentation

Globals tagging requires loader support to assign initial tags Heap tagging planned via the new secure Scudo allocator

Provides:

- Deterministic prevention of sequential overflows
- Probabilistic detection of use-after-free and non-sequential out-of-bounds
 - In the general case: $1-2^{-4} \approx 0.94$ chance of detection

E. Stepanov et al., Memory tagging in LLVM and Android, LLVM Developers' Meeting (2020)

LLVM, MemTagSanitizer, online documentation

LLVM, Stack Safety Analysis, online documentation

LLVM Stack Safety Analysis

Introduced by Kuznetsov *et al.* but also used to optimize MTE instrumentation

Memory safety loosely defined as:

A memory object is safe, if all pointers derived from it are guaranteed to only access the memory object itself.

Does not preclude safe object corruption

- by unrelated unsafe memory accesses
- by within-allocation memory corruption

Algorithm finds access range of pointers

- If range is within allocated memory, then allocation is provably safe
- Local analysis
 - Determines local use ranges for allocations and function arguments
- Global analysis
 - Merges ranges from function arguments
 - Runs until fixed point reached

Pointers in memory assumed unsafe!

V. Kuznetsov et al., Code-pointer integrity, OSDI (2014)

R. Gil et al., There's a hole in the bottom of the C: on the effectiveness of allocation protection, SecDev (2018)

MTE (and MemTagSanitizer) challenges

Tags are corruptible

- Random tags prevent hard-coding
- Adversary can inject tagged pointers
 - Safe memory tags always known!
 - Guessing probability 2⁻⁴ with short 4-bit tags

Analysis is not MTE aware

• Assume pointers in memory are unsafe

Unclear security properties

- Probabilistic, but sometimes not
- No hard guarantees with tag corruption





Prevent tag forgery

• Enforce any pointer loaded from unsafe memory is recognized as unsafe

Leverage MTE-awareness in safety analysis

- Introduce MTE-specific protected domain (in addition to safe / unsafe domains)
- Prove/make a larger set of allocations as safe (better optimization)

Provide clearer security guarantees

- Allow programmer to indicate variables that must remain safe
- Provide concrete guarantees for variables designated as safe by the compiler

Preventing tag corruption

Tags can be enforced to achieve hard guarantees!

Always set one tag-bit on load from memory

• Prevents injection of "safe" tags (costs one tag-bit)

Alternatively use ARM Pointer Authentication

• Probabilistic but does not reserve one tag-bit

→ pointers in safe memory can remain uncorrupted!

// Load ptr1 from ptr2
char *ptr1 = *ptr2;
// Apply ptr2 tag bits to ptr1
ptr1 = ptr1 | (tag & ptr2);

MTE-aware analysis

MTE can be used to prevent sequential overflows

• Surround with different tag (either other allocation or dedicated memory guard)

Can be treated as if memory safe:

New protected memory safe domain

- violation will lead to crash
- tagging of allocation itself can be omitted

Analysis checks that for any sequential access

- start_range ⊆ allocated_memory
- max_step < memory_guard_size



Analysis of in-memory pointers

Pointer safety requires storage location is safe

- Must prove safety of pointer within storage
 - In adiditon to allocation-based safety
- Must find all subsequent loads of pointer
 - Requires point-to analysis in general case
 - Non-linear data-flow through globals / heap

struct s { char buff[32]; char *ptr; };
// sizeof(struct s) = 40



MTE-aware analysis with in-memory pointers

Conservative approximation of pointer-safety

- Check in-allocation bounds based on type
- Assumes non-local stores unsafe
- Assumes non-typed use is unsafe

Allows lightweight data-flow analysis

Without dependence on full points-to analysis

```
struct s { char buff[32]; char *ptr; };
// sizeof(struct s) = 40
```



ARMv8.5-A Branch Target Identification



Hardware-assisted CFI similar to Intel CET Indirect Branch Tracking

Introduced in ARMv8.5-A specification (2016)

- Support in Linux 5.8
- Instrumentation support in <u>GCC 9.0</u> (-<u>mbranch-protection=standard|bti</u>)

ARMv8.5-A BTI

Indirect branches to guarded code regions require marker instructions

- compiler places marker potential indirect branch targets
- two classes of targets: calls and jumps (RET instructions not restricted by BTI)

Branch sources			
BTI call type branches			
BLR	Indirect function calls		
BR <x16 x17></x16 x17>	PLT entries and tail calls		
BTI jump type branches			
BR (except x16 x17)	Branches to jump tables		
BTI Marker Instructions			
BTI <c cj="" j=""></c>	Branch Target Identification for c=calls, j=jumps, cj=calls or jumps		
BRK	Breakpoint Instruction		
HLT	Halting breakpoint		
PACIASP / PACIBSP	Create PAC for Instruction address in LR using key A/B and SP as modifier		

ARM. <u>Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile</u>. Version E.a. July 2019

Taxonomy of Defenses



Adapted from Szekeres et al., <u>SoK: Eternal War in Memory</u>, IEEE SP (2013)

Intel Control-flow Enforcement Technology



ardware-assisted Control-Flow Integrity (CFI) to prevent control-flow hijacking

 Deployed in Tiger Lake microarchitecture (mobile CPUs, 2020)

 Linux support proposed in 2018 (mem.mont, usermode SHSTK, IBT] (currently at v15)

 Runtime support in glbc 22.8 (instrumentation support in gCC 8.0 (inf-protection)

 Enabled by default in Fedora 28 and Ubuntu 19.10 onwards

79

Intel. Control-flow Enforcement Technology Specification, Revision 3.0. May 2019

Intel x86_64 mechanisms



Intel Memory Protection Extension



Run-time checks for memory accesses to detect pointer bounds violations

Deployed in SkyLake microarchitecture (2015)

- Support in Linux 3.9, removed in 5.6
- Instrumentation support in GCC 5.0, removed in 9.0 (-fcheck-pointer-bounds)

Intel. Intel® 64 and IA-32 Architectures Software Developer Manuals. Volume 1. Chapter 17. May 2019

Intel MPX – Example

```
struct obj { char buf[100]; int len }
obj* a[10];
1: for (i=0; i<M; i++) {
2: total += a[i]->len;
3: }
```

```
1: obj* a[10] // Array of pointers to objs
2: total = 0
3: for (i=0; i<M; i++):
4: ai = a + i // Pointer arithmetic on a
5: objptr = load ai // Pointer to obj at a[i]
6: lenptr = objptr + 100 // Pointer to obj.len
7: len = load lenptr
8: total += len // Total Length of all objs</pre>
```

Intel MPX – Bound Check Instructions

MPX Registers

BND00 – BND03 Bound Registers storing 64-bit LowerBound (LB) and 64-bit UpperBound (UB)

MPX Instructions

BNDMK	<reg></reg>	<addr> <offset></offset></addr>	Create LB (Addr) and UB (Addr + offset) in Reg
			Bound Check Instructions
BNDCL	<reg></reg>	<addr></addr>	Check Addr against LB in Reg .
BNDCU	<reg></reg>	<addr></addr>	Check Addr against UB in Reg in 1's compliment form
BNDCN	<reg></reg>	<addr></addr>	Check Addr against UB in Reg not in 1's compliment form
			Bound Management Instructions
BNDMV	<reg></reg>	<reg addr></reg addr>	Copy LB and UB from Reg or Addr to Reg
BNDMV	<addr></addr>	<reg></reg>	Store LB and UB from Reg to Addr
BNDLDX	<reg></reg>	<sib></sib>	Load LB and UB from bound directory
BNDSTX	<sib></sib>	<reg></reg>	Store LB and UB to bound directory

Intel. Intel® 64 and IA-32 Architectures Software Developer Manuals. Volume 1. Chapter 17.4. May 2019

Intel MPX – Example

```
struct obj { char buf[100]; int len }
obj* a[10]
1: for (i=0; i<M; i++) {
2: total += a[i]->len;
3: }
```

```
1: obj* a[10]
                       // Array of pointers to objs
2: a_b = bndmk a, a+79 // Make bounds [a, a+79]
3: total = 0
4: for (i=0; i<M; i++):
5: ai = a + i // Pointer arithmetic on a
6: bndcl a_b, ai // LowerBound check of a[i]
7: bndcu a_b, ai+7 // UpperBound check of a[i]
8: objptr = load ai // Pointer to obj at a[i]
     objptr_b = bndldx ai // Bounds for pointer at a[i]
9:
     lenptr = objptr + 100 // Pointer to obj.len
10:
     bndcl objptr b, lenptr // Check LowerBound of obj.len
11:
12:
     bndcu objptr b, lenptr+3 // Check UpperBound of obj.len
     len = load lenptr
13:
     total += len // Total length of all objs
14:
```

Oleksenko et al. <u>Design of Intel MPX</u>. Web. 2018. Oleksenko et al. <u>Intel MPX Explained: A Cross-layer Analysis of the Intel MPX System Stack</u>. SIGMETRICS '18

Intel MPX – Bound Directory



Intel. Intel® 64 and IA-32 Architectures Software Developer Manuals. Volume 1. Chapter 17.4.3.1 May 2019





Study by Oleksenko et al. identified the following limitations:

- overhead comparable to software-based (up to 4x slowdown, ~50% overhead on average)
- no protection against temporal memory safety errors (e.g. use-after-free)
- no support for multithreading, can lead to unsafe data races between threads
- no support for common C/C++ idioms due to memory layout restrictions
- conflicts with other ISA extensions (Intel TSX, SGX)
- instrumentation incurs significant performance penalty (> 15%) even if MPX not available

Susceptible to Bounds Check Bypass due to Meltdown speculative execution attack

• exploits lazy handling of raised bound range (#BR) exception

Oleksenko et al. Intel MPX Explained: A Cross-layer Analysis of the Intel MPX System Stack. SIGMETRICS '18 Canella et al. <u>A Systematic Evaluation of Transient Execution Attacks and Defenses</u>. USENIX Sec '19

Skip to Intel CET

Adapting MPX for kernel code

Bound Directory cannot be used in kernel code

- kernel cannot handle page faults at arbitrary points within its own execution
- pre-allocating the bound directory and bound tables not feasible due to memory overhead bound directory for 64-bit kernel is 2²⁸ 64-bit entries = 2 Gbytes each bound table 2¹⁷ 32-byte entries = 4 Mbytes

Solution: dynamically determine pointer bounds using existing kernel metadata



https://ssg.aalto.fi/research/projects/kernel-hardening/

Intel Protection Keys for Userspace



User-level memory access-control mechanism at page granularity

- Associates each memory page with a 4-bit protection key kept in page table entry
- Access control rules for protection keys maintained by userspace code in PKRU register

Deployed in SkyLake microarchitecture (server configuration, 2015)

- Support in Linux 4.6 (known as MPK)
- Userspace support in <u>GNU C Library (glibc) 2.27</u>, <u>GCC 5.3</u> (<u>pkey_mprotect</u>)

Intel. Intel® 64 and IA-32 Architectures Software Developer Manuals. Volume 1. Chapter 2.7., 4.6.2 May 2019

Intel PKU – Instructions

PKU Registers

PKRU

Protection Key Right Register



Intel Control-flow Enforcement Technology



Hardware-assisted Control-Flow Integrity (CFI) to prevent control-flow hijacking

Deployed in Tiger Lake microarchitecture (mobile CPUs, 2020)

- Linux support proposed in 2018 [mem-mgmt, usermode SHSTK, IBT] (currently at v15)
- Runtime support in glibc 2.28, instrumentation support in GCC 8.0 (-fcf-protection)
- Enabled by default in Fedora 28 and Ubuntu 19.10 onwards

Intel CET – Shadow Stack



Mechanism for protecting return address stored on the call stack

- introduces second stack used exclusively for copies of return addresses
- return address popped from both stacks on return and compared

Writes to shadow stack restricted to control-flow and management instructions

- shadow stack pages protected by page table protections (additional "shadow stack" attr)
- page protection also prevents overflow and underflow of shadow stack

New architectural register: Shadow Stack Pointer

• Cannot be directly encoded as source, destination or memory operand by instructions

Intel CET – Indirect Branch Tracking

Prevents diverting indirect CALL/JMP to invalid targets

- typical attack vector in call/jmp-oriented programming attacks
- achieves only weak CFI guarantees (single class of targets) \bullet



compiler places marker at all potential indirect branch targets

new control-protection exception (#CP) raised otherwise

ENDBRANCH32	Marker instruction in 32-bit mode
ENDBRANCH64	Marker instruction in 64-bit mode

Intel. Control-flow Enforcement Technology Specification, Revision 3.0. Chapter 3. May 2019

Taxonomy of Defenses



Adapted from Szekeres et al., <u>SoK: Eternal War in Memory</u>, IEEE SP (2013)

	Intel CS.7 Biaddie Stadt	805645-6.98
NUM ADDRESS (FEBRUARIES		6.
Read To an unit protection	100	copyble*
in press and the		COLUMN *
enternet mortel	Deterrint:	Probabilistic*
THE O DESIGN THE	1	
may Contend	Low to Moderate	164
ALTERN CONSTANTS	7 dianty hand	1.00

Comparison



Intel MPX vs. ARMv8.5-A MTE

	Intel MPX	ARMv8.5-A MTE
Spatial error protection	\checkmark	\checkmark
Temporal error protection	×	\checkmark
Enforcement model	Deterministic	Probabilistic (16 classes)
Memory Overhead	High	?
Run-time Overhead	Moderate to High	?

Intel CET ShadowStack vs. ARMv8.3-A PA

A theory of run-time attacks

1

	Intel CET Shadow Stack	ARMv8.3-A PA
Return address protection	\checkmark	\checkmark
Indirect branch protection	×	capable*
Data pointer protection	×	capable*
Enforcement model	Deterministic	Probabilistic**
Immune to pointer reuse	\checkmark	×
Memory Overhead	Low to Moderate	N/A
Run-time Overhead	? (likely low)	Low

*) Liljestrand et al. <u>PAC It Up: Towards Pointer Integrity using ARM Pointer Authentication</u>. USENIX Security'19 **) Liljestrand et al. <u>PACStack: an Authenticated Call Stack</u>. Usenix Security (2021)

77

Intel IBT vs. ARMv8.3-A BTI

	Intel IBT	ARMv8.3-A BTI
Indirect branch protection	✓ (one class)	✓ (two classes)
Enforcement model	Deterministic	Deterministic
Memory Overhead	N/A	N/A
Run-time Overhead	? (likely low)	? (likely low)

Takeaways

New hardware-assisted defenses are emerging and are (going to be) widely available

Here to utilities anothebite primitives effectively?
Towards pointer integrity with PA (Justice 560 119)
Here to deal with downsides?
Ag, optimally interimize scope for PA rease attacks?

New to deal with downsides? 4.g. optimally minimize scope for PA rease attacks? • Per return addresses (PACIfack (Josefa BBC 31) • For other types of pointers?

New de different hardware printibus, compare?

We have open position and graduate student positions. Talk to met

A theory of run-time attacks

von Neumann architecture

Architecture for a stored-program computer

- Realizes (theoretical) concept of universal Turing machine
- Instructions and data stored in memory
- Operates by changing internal state, i.e., instructions read and modify some data.

Computer (circa 2020)

With a large addressable memory, different memory types (e.g. SRAM, DRAM flash etc.) and I/O map onto single memory space




Programs as intended finite state machines

Design of program p can be modeled as (potentially very large) finite state machine^{t,t}

- The intended finite state machine (IFSM) describes the intended function of *p*
- To execute the IFSM on real-world computers, *p* is realized as a software emulator for the IFSM

 $\boldsymbol{\theta} = (\boldsymbol{Q}, \boldsymbol{i}, \boldsymbol{F}, \boldsymbol{\Sigma}, \boldsymbol{\Delta}, \boldsymbol{\delta}, \boldsymbol{\sigma})^{\mathrm{s}}$

The IFSM represents a bug-free version of p p is a (potentially faulty) emulator for the IFSM

p runs on a processor cpu

t) or a finite state transducer if output is possible

^{§)} Q = set of states, i = initial state F = final state, Σ , Δ = input and output alphabets state transition function $\delta: Q \times \Sigma \rightarrow Q$, output function $\sigma: Q \times \Sigma \rightarrow \Delta$



^{‡)} non-equivalence of FSM/FST to a Turing machine does not matter as any real-world computing device has finite memory



$Q_{cpu}^{p} = Q_{cpu}^{IFSM} \cup Q_{cpu}^{trans}$

 Q_{cpu}^{IFSM} : concrete states of target machine that map to a state in the IFSM



 Q_{cpu}^{trans} : benign transitory states that occur during emulation of an edge in the IFSM; part of intended transitions

T. F. Dullien, <u>Weird machines, exploitability, and provable unexploitability</u>, IEEE Transactions on Emerging Topics in Computing (2017) ⁸³

Two different perspectives of θ



T. F. Dullien, <u>Weird machines, exploitability, and provable unexploitability</u>, IEEE Transactions on Emerging Topics in Computing (2017)

Two different perspectives of θ



T. F. Dullien, <u>Weird machines, exploitability, and provable unexploitability</u>, IEEE Transactions on Emerging Topics in Computing (2017)

What is a "weird state"?

 $Q_{cpu} = Q_{cpu}^{IFSM} \cup Q_{cpu}^{trans} \cup Q_{cpu}^{weird}$

 Q_{cpu}^{IFSM} : concrete states of target machine that map to a state in the IFSM

 Q_{cpu}^{weird} : set of stats in Q_{cpu} not in Q_{cpu}^{IFSM} nor Q_{cpu}^{trans}

Weird states arise unintentionally and have no meaningful interpretation in the IFSM

Q^{weird} cpu

Q^{trans} : benign transitory states that occur during emulation of an edge in the IFSM; part of intended transitions Q_{cpu}^{IFSM}

 Q_{cpu}^{trans}

Reaching a weird state



Weird machines

Recall:
$$oldsymbol{ heta} = (oldsymbol{Q},oldsymbol{i},oldsymbol{F},\Sigma,\Delta,\delta,\sigma)$$

Q = set of states, i = initial state F = final state, Σ , Δ = input and output alphabets state transition function $\delta: Q \times \Sigma \rightarrow Q$, output function $\sigma: Q \times \Sigma \rightarrow \Delta$

A weird machine is a computational device where IFSM transitions operate on weird states

$$\boldsymbol{\theta}_{weird} = \left(\boldsymbol{Q}_{cpu}^{weird}, \boldsymbol{q}_{init}, \boldsymbol{Q}_{cpu}^{IFSM} \cup \boldsymbol{Q}_{cpu}^{trans}, \boldsymbol{\Sigma}', \boldsymbol{\Delta}', \boldsymbol{\delta}', \boldsymbol{\sigma}'\right)$$

Instruction stream depends on input

• weird machine programmed through carefully crafted input to p once q_{init} has been entered

Emergent instruction set

• attacker (programmer of the weird machine) must discover the (often unwieldly) semantics of instructions

Unknown state space

• depends heavily on p and q_{init}

Unknown computational power

• greater complexity of the IFSM may yield greater number of instructions, but whether or not the instructions are usable is difficult to predict

Possible sources of weird states

Central Processing Unit Human error when program p is developed • Memory-related errors, e.g., Control Unit (clock, configuration regs, I/O) - spatial errors (buffer overflows) Arithmetic / Logic Unit - temporal errors (use-after-free) (math) • Logic errors, e.g., integer overflow Pipeline PC Registers Hardware faults when p is executed SP Gen.Purp.Regs Probabilistically deterministic hardware • Fault injection, e.g., Rowhammer Instructions **Transcription errors** when *p* is transmitted over error-prone medium

- Hardware failure, e.g., hard drive
- T. F. Dullien, <u>Weird machines, exploitability, and provable unexploitability</u>, IEEE Transactions on Emerging Topics in Computing (2017) Y. Kim et al., <u>Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors</u>, ISCA (2014)

Input

Data

Eventual output

Modelling the attacker

Arbitrary program-point, chosen-bitflip

can stop p anywhere, flip any one bit in memory, and continue Arbitrary program-point, chosen-bitflip, registers

same as above, but cannot modify/access registers

Fixed program-point, chosen-bitflip, registers Fixed program-point, sequential memory rewriting, registers classical buffer overflow

. . .

Arbitrary program-point, arbitrary memory-rewriting, registers

most powerful adversary

Defining security

Depends on the desired security goal of θ and p : e.g., not disclose sensitive information s

Attacker defines $\theta_{exploit}$ to (adapatively) interact with θ_{weird}

Attacker wins if s is in the output of θ_{weird} with a higher probability than random



New hardware-assisted defenses are emerging and are (going to be) widely available

How to utilize available primitives effectively?

Towards pointer integrity with PA (Usenix SEC '19)

How to deal with downsides?

e.g. optimally minimize scope for PA reuse attacks?

- For return addresses: PACStack (Usenix SEC '21)
- For other types of pointers?

How do different hardware primitives compare?





https://ssg.aalto.fi/research/projects/harp/

Acknowledgments

Icons on slides <u>3</u>, <u>4</u>, <u>5</u>, <u>15</u>, <u>16</u>, <u>17</u>, <u>19</u>, <u>21</u>, <u>22</u>, <u>23</u> and <u>24</u> made by <u>Good Ware</u> from <u>www.flaticon.com</u> licensed by <u>CC 3.0 BY</u>

The PHP logo on slide 25 made by Colin Viebrock licensed by CC BY-SA 4.0

The BSD daemon on slide <u>25</u> is copyright of Marshall Kirk McKusick

All product and company names and logos are trademarks[™] or registered ® trademarks of their respective holders. Use of them does not imply any affiliation with or endorsement by them.

Slide 11 (Return-oriented programming (high-level idea) is by Luca Davi.